All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Synopsys Verilog
Compiler
How to Read
a File in Verilog
Synopsys
Stock
Formality Tool
Synopsys Basic Tutorial
Synopsys
Verdi
Synopsys
IC Compiler II
Synopsys
Technology
Synopsys
VCS
Synopsys
Icc2
Synopsys
Sentaurus TCAD
Assertions in
SystemVerilog
How to Randomize the Variable
in Verilog
Verilog
Tennis Scoreboard Code
Synopsys
Software
Verilog
HDL
Verilog
Introduction
Verilog
Interview Questions
Verilog
Synthesis
Synopsys
Design Constraints
Amba
Verilog
Verilog
Training
Top-Down Methodology
in Verilog
Synopsys
Interview Questions
Synopsys
Design Constraints for Alu
Verilog Tutorial
for Beginners
SystemVerilog UVM
How to Design Chip
in Synopsys Sentaurus TCAD
Cadence
Verilog-A
How to Create a Verilog
File Using Perl
Coding in
UVM Language
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
Synopsys Verilog
Compiler
How to Read
a File in Verilog
Synopsys
Stock
Formality Tool
Synopsys Basic Tutorial
Synopsys
Verdi
Synopsys
IC Compiler II
Synopsys
Technology
Synopsys
VCS
Synopsys
Icc2
Synopsys
Sentaurus TCAD
Assertions in
SystemVerilog
How to Randomize the Variable
in Verilog
Verilog
Tennis Scoreboard Code
Synopsys
Software
Verilog
HDL
Verilog
Introduction
Verilog
Interview Questions
Verilog
Synthesis
Synopsys
Design Constraints
Amba
Verilog
Verilog
Training
Top-Down Methodology
in Verilog
Synopsys
Interview Questions
Synopsys
Design Constraints for Alu
Verilog Tutorial
for Beginners
SystemVerilog UVM
How to Design Chip
in Synopsys Sentaurus TCAD
Cadence
Verilog-A
How to Create a Verilog
File Using Perl
Coding in
UVM Language
Linting Verilog
vs Code
Synopsys
Interview Questions VLSI
Verilog-
AMS Interview Questions
Synopsys
Design Compiler
Flutter Tutorial
Video in Hindi
Universal Verification Methodology
Tutorial
Layout in Synopsys
VLSI
Synopsys
Saber Download
Assertion
in Verilog
What Is Asked in
Cpss Written Test
Design Verfication
in Verlilog
Electronic Design Engineer
UVM Tutorial
Ppt
UVM Verification
Electromigration in
VLSI
Functional Coverage
in SystemVerilog
How to Write a
Synopsis for a Project of IP
How to Create
a Verilog File Ubuntu
UVM Tutorial in
Hindi
How to Execute a
V File in Icarus Verilog
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
280 views
11 months ago
YouTube
Chip Logic Studio
0:11
Vending Machine Using Verilog ⚡ | FSM Project | Complete RTL Design
68 views
3 weeks ago
YouTube
verilog_code
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
116 views
11 months ago
YouTube
Chip Logic Studio
1:00
What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
4 views
1 month ago
YouTube
Cadence Design Systems
1:07
Verilog for beginners: Understand Operator Precedence easily with Practical Simulation
17 views
2 months ago
YouTube
Success Point for VLSI
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
100 views
11 months ago
YouTube
Chip Logic Studio
2:57
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
178 views
7 months ago
YouTube
Chip Logic Studio
0:22
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
362 views
2 months ago
YouTube
Sly Fox electronics
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
731 views
7 months ago
YouTube
Chip Logic Studio
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views
6 months ago
YouTube
Chip Logic Studio
2:52
Decoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
71 views
7 months ago
YouTube
Chip Logic Studio
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views
5 months ago
YouTube
Cadence Design Systems
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC! ⸻ 1. Thiết kế IC là gì? \t•\tThiết kế IC (Integrated Circuit) là quá trình biến ý tưởng thành vi mạch điện tử. \t•\tGồm 2 mảng chính: \t•\tFront-end: Thiết kế logic – viết code mô tả phần cứng (Verilog/VHDL). \t•\tBack-end: Triển khai layout – thiết kế hình dạng vật lý con chip. ⸻ 2. Lộ trình học chi tiết – Từng bước thực tế: Bước 1: Nắm chắc kiến thức điện tử cơ bản \t•\tMạch điện – điện tử: Op-amp, logic gates, CMOS, MOSFET.
65.2K views
Apr 25, 2025
TikTok
ongbobitcoin
6:39
Học Ngành Vi Mạch Bán Dẫn: Cơ Hội và Thách Thức
104.7K views
Sep 6, 2025
TikTok
thayquyethuongnghiep
0:10
Engineer's Guide to Coding and Electronics for Women in STEM
61.9K views
Sep 14, 2023
TikTok
aiszzyelectronics
3:07
Cuánto ganamos nosotros , los arquitectos en FPGA? #jlcpcb #FPGA #vhdl #fpgaperuana #capsulaelectronica #ingenierofisico #fpgainit #verilog
27.2K views
May 30, 2025
TikTok
capsula.electronica
0:15
FPGA para aplicaciones espaciales
18.2K views
Jun 29, 2025
TikTok
capsula.electronica
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K views
Nov 12, 2024
TikTok
capsula.electronica
0:12
FPGA Project: 7 Segment LED Display with Verilog
5.9K views
Sep 13, 2025
TikTok
furt_tech
2:44
QSPICE: La evolución de LTspice para ingenieros
4.4K views
9 months ago
TikTok
circuitbread
See more
More like this
Short videos
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
280 views
11 months ago
YouTube
Chip Logic Studio
0:11
Vending Machine Using Verilog ⚡ | FSM Project | Complete RTL Design
68 views
3 weeks ago
YouTube
verilog_code
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
116 views
11 months ago
YouTube
Chip Logic Studio
1:00
What Is wreal, and Why Does Verilog-AMS Need It? #eda #cadence #chipdesign
4 views
1 month ago
YouTube
Cadence Design Systems
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC!
65.2K views
Apr 25, 2025
TikTok
ongbobitcoin
1:07
Verilog for beginners: Understand Operator Precedence easily with
17 views
2 months ago
YouTube
Success Point for VLSI
2:59
Verilog Day 1: Introduction and Data Types Explained from Scratch
100 views
11 months ago
YouTube
Chip Logic Studio
2:57
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginner
178 views
7 months ago
YouTube
Chip Logic Studio
0:22
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA
362 views
2 months ago
YouTube
Sly Fox electronics
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginner
731 views
7 months ago
YouTube
Chip Logic Studio
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views
6 months ago
YouTube
Chip Logic Studio
2:52
Decoder in Verilog HDL with Testbench | RTL Simulation for VLSI Interviews
71 views
7 months ago
YouTube
Chip Logic Studio
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views
5 months ago
YouTube
Cadence Design Systems
6:39
Học Ngành Vi Mạch Bán Dẫn: Cơ Hội và Thách Thức
104.7K views
Sep 6, 2025
TikTok
thayquyethuongnghiep
0:10
Engineer's Guide to Coding and Electronics for Women in STEM
61.9K views
Sep 14, 2023
TikTok
aiszzyelectronics
3:07
Cuánto ganamos nosotros , los arquitectos en FPGA? #jlcpcb #FPGA #vhdl #fpgaperuana
27.2K views
May 30, 2025
TikTok
capsula.electronica
0:15
FPGA para aplicaciones espaciales
18.2K views
Jun 29, 2025
TikTok
capsula.electronica
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K views
Nov 12, 2024
TikTok
capsula.electronica
0:12
FPGA Project: 7 Segment LED Display with Verilog
5.9K views
Sep 13, 2025
TikTok
furt_tech
2:44
QSPICE: La evolución de LTspice para ingenieros
4.4K views
9 months ago
TikTok
circuitbread
More like this
Feedback